


JAMES P. LARKIN  
ROBERT L. HOFFMAN  
GERALD H. FRIEDEL  
EDWARD J. DRISCOLL  
GENE N. FULLER  
JOHN D. FULLMER  
FRANK I. HARVEY  
CHARLES S. MODELL  
CHRISTOPHER J. DIETZEN  
LINDA H. FISHER  
THOMAS P. STOLTMAN  
MICHAEL C. JACKMAN  
JOHN E. DIEHL  
JON S. SWIERZEWSKI  
THOMAS J. FLYNN  
JAMES P. QUINN  
TODD I. FREEMAN  
GERALD L. SECK  
JOHN B. LUNDQUIST  
DAYLE NOLAN \*  
JOHN A. COTTER \*  
PAUL B. PLUNKETT  
ALAN L. KILDOW  
KATHLEEN M. PICOTTE NEWMAN  
MICHAEL B. LEBARON  
GREGORY E. KORSTAD  
GARY A. VAN CLEVE \*  
DANIEL L. BOYLES  
TIMOTHY J. KEANE  
ALAN M. ANDERSON  
DONNA L. ROBACK  
MICHAEL W. SCHLEY  
RONN B. KREPS  
TERRENCE E. BISHOP  
LISA A. GRAY  
GARY A. REYNOLDS  
CHRISTOPHER J. HARRISTHAL  
KENDEL J. OHLROGGE  
BRUCE J. DOUGLAS

03/13/98  
JCS04 U.S. PTO



201-395  
203-41  
A 203-11  
**LARKIN, HOFFMAN, DALY & LINDGREN, LTD.**

ATTORNEYS AT LAW

1500 NORWEST FINANCIAL CENTER  
7900 XERXES AVENUE SOUTH  
MINNEAPOLIS, MINNESOTA 55431-1194  
TELEPHONE (612) 835-3800  
FAX (612) 896-3333

WILLIAM C. GRIFFITH, JR.  
JOHN R. HILL  
PETER J. COYLE  
LARRY D. MARTIN  
JANE E. BREMER  
JOHN J. STEFFENHAGEN  
MICHAEL J. SMITH  
ANDREW F. PERRIN  
FREDERICK W. NIEBUHR  
WILLIAM G. THORNTON  
DANIEL W. VOSS  
VILIS R. INDE  
ANN M. MEYER  
CHRISTOPHER D. JOHNSON  
RENEE L. JACKSON  
CHRISTOPHER K. LARUS  
MARCY R. FROST  
DOUGLAS M. RAHLER  
STEPHEN J. KAMINSKI  
THOMAS F. ALEXANDER  
DANIEL T. KADLEC  
SHARNA A. WAHLGREN  
JOHN F. KLOS  
C. ERIK HAWES  
LYNNE MICHELLE MOORE  
C. BRENT ROBBINS  
JOHN E. YONKER  
KRISTIN S. WESTGAARD \*  
JOLIE S. FREDERICKSON  
JAMES M. SUSAG  
ANDREW D. RYAN \*\*  
LISA S. ROBINSON

OF COUNSEL  
JACK F. DALY  
D. KENNETH LINDGREN  
ALLAN E. MULLIGAN  
WENDELL R. ANDERSON  
JOSEPH GITIS

\* ALSO ADMITTED IN WISCONSIN  
\*\* ONLY ADMITTED IN MASSACHUSETTS

March 13, 1998

Honorable Commissioner of Patents and Trademarks  
c/o ASSISTANT COMMISSIONER OF PATENTS  
Washington, D.C. 20231

**Re: NEW APPLICATION Transmittal**

Please find enclosed for filing with the Patent and Trademark Office (PTO) as a new utility patent application, the enclosed application of:

Full name of inventor: Christopher Kimsal  
Residence (City/State): Chanhassen, Minnesota 55317  
Mailing Address: 7040 Derby Drive  
Citizenship: United States


Full name of inventor: Jan B. Wilstrup  
Residence (City/State): Moundsview, Minnesota 55112  
Mailing Address: 7857 Bona Road  
Citizenship: United States

**Title: Time Interval Measurement System Incorporating a Linear Ramp Generation Circuit**

**Filing Date: March 13, 1998**

LARKIN, HOFFMAN, DALY & LINDGREN, LTD.

March 13, 1998  
Assistant Commissioner of  
Patents and Trademarks  
Page 2



Attorney: John F. Klos  
Correspondence Address: Larkin, Hoffman, Daly & Lindgren, Ltd.  
1500 Norwest Financial Center  
7900 Xerxes Avenue South  
Bloomington, MN 55431

Docket Number: 16468

Enclosed and filed by **Express Mail Label No. EM460147145US**

16 pages of written specification;  
6 pages of claims 1-21;  
1 page of Abstract;  
6 pages of drawing Figures 1 through 4;  
Declaration, Power of Attorney, and Petition by the named inventors;  
Verified Statement Claiming Small Entity Status Independent Inventors - Kimsal;  
Verified Statement Claiming Small Entity Status Independent Inventors - Wilstrup  
Verified Statement Claiming Small Entity Status Small Business Concern  
Assignment to Wavecrest Corporation;  
Recordation Cover Sheet along with \$40 check;  
check in the amount of \$447; and  
Return receipt postcard.

Please charge any other fee necessary for the filing of this application to the deposit account of the undersigned firm of attorneys, Deposit Account 12-0449.

Please indicate receipt of this application by returning the enclosed postcard, stamped with the corresponding serial number and filing date of this application.

Please direct any questions or concerns regarding this application to John F. Klos at (612) 896-1520.

Sincerely,

A handwritten signature in cursive script, appearing to read "John F. Klos".

John F. Klos, for  
Larkin, Hoffman, Daly & Lindgren, Ltd.

**EXPRESS MAIL Mailing Label No. EM460147145US**  
**Date of Deposit: March 13, 1998**

I hereby certify that this paper and any papers referred to herein are being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above addressed to the Commissioner of Patents and Trademarks, c/o Assistant Commissioner of Patents, Washington, D.C. 20231

Candy Khan

A handwritten signature in cursive script, appearing to read "Candy Khan".  
Signature

## **TIME INTERVAL MEASUREMENT SYSTEM INCORPORATING A LINEAR RAMP GENERATION CIRCUIT**

### **Cross Reference to Related Application**

This application claims the benefit of priority pursuant to  
35 USC §119 (e)(1) from the provisional patent application filed pursuant  
to 35 USC §111(b) as Serial No. 60/039,624 on March 13, 1997.

### **Field of the Invention**

The present invention relates to a linear ramp generating and control circuit and in particular, to such a circuit which may be digitally controlled by and for use in association with a time measurement apparatus.

### **Background of the Invention**

The linear ramp generating and control circuit of the present invention finds particular applicability in a measurement apparatus for measuring time intervals between signal events, wherein each measured interval comprises the summation of a coarse clock count and fine or calibrated vernier counts of the measured fractional clock periods after each START and STOP event. Such a time measurement system is disclosed in U.S. Patent No. 4,908,784 to Box, the entirety of which is herein incorporated by reference. More specifically, the linear ramp circuit of the present invention is an improvement of the linear ramp circuit of the Box '784 device as disclosed in figures 9 e - f and accompanying specification. As such, the present invention concerns that portion of the total time measurement apparatus necessary to generate both a rough

clock count (course count) and an uncalibrated vernier count (fine count) when provided with START and STOP signals.

As discussed in the Box '784 patent, measurement of calibrated vernier counts of the clock periods or fractional beginning and end times of any event is effectuated with a voltage address developed by associated start and stop ramp capacitive circuitry and passed to an analog to digital converter which is used to access the stored corresponding time value from a calibrated fine count memory. Recharging of the hold capacitor in the Box '784 device was effectuated through a diode clamp network to restore the baseline voltage to the hold capacitor during the recovery mode of operation. Limitations of the diode clamp circuit include relatively poor consistency and lack of repeatability between successive data samples, relatively long time constants of the hold capacitor voltage recovery (requiring increased time interval between data samples to ensure stable voltage levels), and poor thermal dependence (thermal drift).

### **Summary of the Invention**

It is an object of the present invention to provide a linear ramp generation circuit which decreases errors such as drift, signal noise, and baseline voltage instability.

According to the present invention, there is provided a linear ramp generation circuit adapted to operate sequentially in three modes: a discharge mode when the voltage on a hold capacitor is linearly discharged; a hold mode when the voltage on the hold capacitor is output to an analog-to-digital converter; and a recovery mode when the voltage on the hold capacitor returns to its baseline level prior to the successive measurement cycle. Upon occurrence of a measured signal event, whether a START or STOP event, the circuit of the present invention operatively couples a regulated current sink to the associated hold capacitor in the START/STOP track and hold circuits

(data sample or discharge mode). This initiates a linear discharge of the hold capacitor from a base level to a data level, the data level being determined by the time interval that the current sink network is coupled to the hold capacitor. During the hold mode of operation, the data level (capacitor voltage) is subsequently passed to the analog to digital converter and used to calculate the fine count time periods. In turn, the hold capacitor is recharged prior to the next signal event during the recovery phase by an active feedback amplifier network. Discharge of the precision hold capacitors by the regulated current sink network during the discharge or data sample phase of the circuit operation results in a substantially linear discharge of the hold capacitor, the full range of which is defined through calibration to coincide with one master clock cycle period.

One of the linear ramp generator circuits of the present invention is provided for each START and STOP fine count measurement subsystem of the time interval measurement device. Control signals are provided to the START and STOP linear ramp generator circuits of the measurement device, and include SRC (source) and SNK (sink) and their complementary signals. The control signals can be derived directly from the START and STOP event signals and an asynchronous master clock.

In summary, the major operational components of the ramp generator circuit include a SRC (source) control switching network, a SNK (sink) control switching network, a stable current sink network, and an active feedback network for efficient recovery mode operation. The SRC control switching network controls the hold capacitor recharge during the recovery mode of operation by operatively connecting the active feedback network to the hold capacitor. The SRC control switching network includes a differential configured current-steering switch, which may be a pair of emitter-coupled n-p-n type bipolar transistors and associated resistor network. The SNK network controls the discharge of the hold capacitor by coupling and un-coupling

the current sink to the hold capacitor during the discharge mode of operation. The SNK network includes a differential current-steering network, which may be a emitter-coupled pair of n-p-n transistors and associated resistor and capacitor network. The constant current sink network is implemented to linearly discharge the hold capacitor during the discharge mode operation. The constant current network includes a base-coupled n-p-n transistor, the base node of transistor being coupled to the output of an op-amp and an associated impedance network. The ramp generator circuit also includes an active feedback network which is operatively connected by the SRC control switching network to the hold capacitor during the recovery mode of circuit operation to recharge the hold capacitor to its baseline voltage. Desirably, the active feedback circuit recharges the hold capacitor through a substantially second-order or near "Bessel" - type response.

Additional objects and advantages of the invention will be set forth in the detailed description which follows when taken in conjunction with the accompanying drawings.

### **Brief Description of the Drawings**

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently preferred embodiments of the invention, and together with the general description given above and the detailed description of the preferred embodiment given below, serve to explain the principles of the invention wherein:

FIG. 1 illustrates a conceptual timing diagram of the operation of a time measurement apparatus incorporating the linear ramp generator circuit of the present invention;

FIG. 2 illustrates a continuation of the conceptual timing diagram of FIG. 1; and

FIG. 3 illustrates a detailed schematic diagram of the linear ramp generator circuit of the present invention.

### **Detailed Description of the Preferred Embodiments**

5 Referring first to FIG. 1, a conceptual timing diagram is shown of the methodology employed by a time interval measurement system incorporating the present invention to measure with picosecond precision either repetitive or non-repetitive events so long as a detectable edge condition is present. One approach of time interval measurement is described in U.S. Patent No. 4,908,784 to Box, the entirety of which is herein incorporated by reference. As described in Box '784, such a time measurement system divides the interval to be measured into three periods: a coarse count period and START and STOP fine count periods. The coarse count period is comprised of a whole integer number of the clock cycles produced by a precisely calibrated, asynchronous, master clock signal. The fine count periods are each fractional measures of one master clock cycle and are determined relative to time values stored within a calibrated fine count memory (FCM). As will be discussed in more detail hereinafter, the measurement of the fine count periods is achieved by discharging individual hold capacitors 58 in the START and STOP measurement circuitry with a regulated current sink from the beginning of the separately detected  
20 START and STOP events until the succeeding second leading edges of the master clock signal. After the occurrence of the leading edge of the clock signal, the attained

analog capacitor voltage is passed to an analog-to-digital converter and used to compute a corresponding address for a corresponding time interval stored within the fine count memory. The start and stop fine count measurements are next combined with the course count measurement. The coarse count is obtained in a conventional manner by counting each complete clock cycle for the intervening period. As described, the measurement of the fine count periods is derived from measured analog event values which are converted to digital form and processed via a microprocessor with reference to the FCM.

Still referring to FIG. 1, a number of waveforms A through I are shown which depict in greater detail the operation of the circuitry 10. A signal (waveform A) is illustrated as a pair of edge events, the time interval therebetween being of interest. The signal A may be presented on a single channel or obtained between a pair of channels. The master clock signal is shown in waveform B as a series of pulses. Waveform C illustrates the START\_SRC (source) signal which transitions from high to low upon the first event of signal A. Waveform D illustrates the START\_SNK (sink) signal which transitions from low to high upon the first event of signal A and returns to low upon the second rising edge of the clock signal B. The START\_SNK signal D dictates (when high) the discharge of the ramp circuit 10 hold capacitor 58 as illustrated in the START\_DATA waveform E. Waveforms G, H, I represent STOP ramp signals, and correspond to the waveforms C, D, E of the START ramp signals described above. The COUNT data depicted as waveform F includes the START and STOP fine count intervals and the coarse count interval. Thus, as described above waveforms D and H



illustrate the ramp start and stop control signals (SNK and SRC) which can be directly derived from the START and STOP event signals and an asynchronous master clock. Waveforms E and I represent hold capacitor 58 voltage levels during the fine count discharge mode (D) and hold mode (H).

5 Referring now to FIG. 2, the operation of the ramp generator circuit 10 in the hold mode (H) and recover mode (R) is illustrated. Figure 2 illustrates a continuation of the timing diagram of FIG. 1, though the time scale of FIG. 2 is approximately double in order of magnitude (time expanded) as compared to FIG. 1. Waveforms J and K represent the control signal for the analog to digital conversion process of the data at the circuit's 10 start and stop DATA output terminals 20. With reference to waveforms E and I, the analog-to-digital conversion occurs during the hold mode (H) of operation and prior to the capacitor 58 recharge during recovery mode (R). Waveforms C and G are START\_SRC and STOP\_SRC signals which activate the recharge of the hold capacitors 58 to baselines level during the recovery mode (R). Upon occurrence of a measured signal event, whether a START or STOP event, the circuit of the present invention operatively couples a regulated current supply to the associated hold capacitor 58 in the START or STOP track and hold circuits (data sample mode). This initiates a linear discharge of the hold capacitors 58 from a baseline voltage level to a data voltage level, the data voltage level being determined by the time interval that the  
20 current sink network 26 is coupled to the hold capacitor 58. During the hold mode (H) of operation, the data voltage level is subsequently passed to the analog-to-digital converter and used to calculate the fine count time periods. In turn, the hold capacitors

58 are recharged prior to the next signal event during the recovery phase (R) by an active feedback amplifier structure 28, as will be discussed hereinafter. Discharge of the precision hold capacitors 58 by the regulated current sink network 26 during the discharge or data sample phase (D) of the circuit operation results in a substantially linear discharge of the hold capacitor 58, the full range of which is defined through calibration to coincide with one master clock cycle period. When using a hold capacitor 58 in this manner to generate a ramp by coupling and uncoupling a current sink, it is appreciated that deleterious effects of charge injection caused by switching transients should be minimized. The present circuit limits charge injection effects by operating the hold capacitors 58 from a single baseline voltage level. In contrast, the Box '784 ramp generator circuit provided a pair of baseline levels, the capacitor first discharging from a level near ground to a voltage  $V_{BIAS}$ , then charging the capacitor until the next master clock edge. To further limit the charge injection effects, the ramp generator circuit of the present invention requires only two control signals (SRC and SNK) instead of the three control signals required in Box '784.

Referring now to FIGS. 3 and 4, the digital logic-controlled discharge, hold and recovery circuit 10 (or linear ramp generator circuit) will be described in detail. Figure 4 schematically depicts a precision voltage reference generation network 210 supplied to the circuit 10 of FIG. 3. Referring particularly to FIG. 3, one of these ramp generator circuits 10 is provided for each of the START and STOP fine count time measurement subsystems. Control signals into ramp generator circuit include SRC and SNK and their complementary signals provided at nodes 12, 14, 16, 18. The output signal, DATA

is operatively connected to an analog to digital converter (not shown) at node 20 for subsequent fine count processing. Major operational components of the ramp generator circuit include a SRC control switching network 22, a SNK control switching network 24, a stable current sink network 26, and an active feedback network 28 for efficient recovery mode operation.

Still referring to FIG. 3, the SRC control switching network 22 includes a differential configured current-steering switch, which may be a pair of emitter-coupled n-p-n type bipolar transistors 30, 32 and associated resistor network 34, 36, 38, 40, 42, 44, 46, 48, 50, 52. The differential switch network is operatively connected to the SRC control signal and its complementary signal SRC\_BAR, provided at nodes 12, 14. More particularly, the base nodes of the transistors 30,32 are coupled to control nodes 12 and 14, respectively, where a control signal SRC and the complementary control signal SRC\_BAR respectively appear. During the discharge and hold modes of operation of the ramp generator circuit 10, the SRC control switching network 22 with transistor 30 conducting, maintains the voltage at node 54 at a level which prevents transistor 56 from conducting. When the ramp generator circuit 10 transitions into its recovery mode of operation (the SRC control signals 12 transition L-H), the transistor 32 conducts, and the voltage level at node pair 12, 14 permits transistor 56 to conduct, and hence allows recharge of the hold capacitor 58 to its baseline voltage level. SRC control switching network 22 further includes a pair of ramp control transistors 60 and 62 which are coupled to the collector node of transistor 32. Ramp control transistors 60, 62 control a current return path during the recovery phase of circuit 10 operation. During recovery

mode, with transistor 32 conducting and transistor 60 in cut-off mode, current from the active feedback recovery circuit 28 is conducted along a return path at node 64 through resistor 67, transistor 62 and resistor 68. During data sample and hold modes of operation, with transistors 30 and 60 conducting and transistor 62 in cut-off, a high impedance is presented at node 64 with respect to the collector of transistor 62. As a result, SRC control network 22 effectively directs the recharging of the hold capacitor 58 during the recovery mode of circuit 10 operation and otherwise isolates node 64 with relatively high impedances.

The ramp generator circuit 10 of the present invention includes a SNK network 24 for controlling the discharge of the hold capacitor 58. SNK network 24 includes a differential current-steering network, which may be an emitter-coupled pair of n-p-n transistors 66, 68 and associated resistor and capacitor network 70 - 96. The base nodes of the transistors 66, 68 are coupled to control nodes 16 and 18, respectively, where a control signal SNK and the complementary control signal SNK\_BAR respectively are provided. The emitter nodes of the transistors 66, 68 are commonly coupled to the input node of the constant current sink network 26. Current provided by the constant current sink network 26 is conducted either through transistor 66 or transistor 68, depending on the value of the SNK control signals 16, 18. As a result, SNK signals 16, 18 effectively direct the route of current flow provided by the constant current sink network 26, either through transistor 66 during the hold and recovery modes of ramp generator circuit 10 operation, or through transistor 68 during the discharge mode of operation which, as will be described herein, linearly discharges the

hold capacitor 58. In sum, the SNK network 24 operatively connects the constant current sink network 26 to the hold capacitor 58 during the discharge mode of operation, and otherwise presents a high impedance at node 64 during the hold and recovery modes of operation.

5 Still referring to FIG. 3, the ramp generator circuit 10 of the present invention includes a constant current sink network 26 for linearly discharging the hold capacitor 58 during the data sample mode of circuit 10 operation. Constant current network 26 includes a base-coupled n-p-n transistor 98, the base node of transistor 98 being coupled to the output of op-amp 100 through resistors 102, 104. A feedback network is operatively connected between the op-amp 100 and its inverting and non-inverting terminals including resistors 102 - 110 and capacitors 112, 114. The magnitude of the current drawn drawn from hold capacitor 58 may be calibrated with gain set pot 116 which is connected between reference voltage  $V_{\text{gain}}$  and the inverting input terminal of the op-amp 100. As described earlier, the constant current provided by the current network 26 is conducted either through transistor 66 or transistor 68 as controlled by the SNK control network 24.

Another component of the ramp generator circuit 10 is the active feedback network 28 which is operatively connected to the hold capacitor 58 during the recovery mode of circuit 10 operation to recharge the hold capacitor 58 to its baseline voltage.

20 As described earlier, the active feedback network 28 of the present invention is operatively coupled by the SRC control network 22 to the hold capacitor 58 during the recovery phase of operation to recharge the capacitor 58 to its baseline voltage level

prior to the successive data sample. The active feedback network 28 recharges the hold capacitor 58 through a substantially second-order response (near "Bessel" - type transfer function) as illustrated in FIG. 2 in the recovery mode (R) of circuit 10 operation. The second-order response of the capacitor voltage during recovery being  
5 obtained through proper selection of circuit capacitive and resistive components as one skilled in the art will appreciate. Active feedback network 28 includes an op-amp 118 operatively connected through its output terminal to hold capacitor 58 during recovery mode of operation as directed by SRC control circuit 22. Op-amp 118 is provided in a closed-loop inverting configuration as the output terminal is connected through a feedback network including capacitor 120 and resistor 122 to the inverting input terminal. A diode configured transistor 149 is also connected between the op-amp 118 output and its inverting input terminal. This transistor 149 improves circuit performance by preventing op-amp 118 from saturating during the discharge and hold modes of circuit 10 operation. The voltage baseline level of the circuit 10 is calibrated with baseline pot 125 which is connected between the reference voltage  $V_{base}$  and the inverting input of op-amp 118. An Analog Devices, Inc., Model AD829 op-amp provides suitable performance characteristics, e.g. gain, noise, operating speed, etc.

Yet another component of the active feedback control circuit 28 is a composite amplifier network 124. Composite amplifier circuit 124 operatively buffers the voltage  
20 level of the hold capacitor 58 to the DATA output node 20 during the hold mode of circuit 10 operation and presents a high impedance with respect to the gate node of FET 126. As illustrated, composite amplifier circuit 124 may include a FET differential

pair front end 126, 128. The gate of FET 126 is connected to the hold capacitor 58 through resistor 127. The source nodes of the coupled FET pair 126, 128 are connected to current source 130. Drain node of FET 126 is connected to the inverting input terminal of op-amp 132, while drain node of FET 128 connects to the non-inverting terminal of op-amp 132. The FET differential pair 126, 128 is provided in a single component package, with transistors 126, 128 matched for gain, offset, drift, etc. A Temic, Inc., Model SST441 component provides suitable performance characteristics (combination of low noise, low leakage and high speed). Output of the op-amp 132 is connected both to the analog ramp output of the circuit 10 at node 20 and to the inverting input terminal of op-amp 118 through resistor 134. Operationally, the FET-based composite amplifier 124 presents a high impedance at node 64 and thus substantially limits the extent of leakage current from hold capacitor 58 which may influence data samples. The performance of the active feedback control circuit 28 importantly depends on the performance characteristics (noise, gain, operating speed, etc.) of the op-amps 118 and 132 and associated resistive and capacitive components. Applicant has found that Analog Devices, Inc., Model AD829 op-amp provides suitable performance characteristics.

Referring again to FIG. 4, the precision voltage reference generation 210 network is illustrated. Selection of such a network 210 is readily appreciated by those skilled in the art. Inputs to the network 210 include + 15V, -15V and ground. Precision output voltage levels include  $V_a$ ,  $V_{diff}$ ,  $V_{base}$ ,  $V_{gain}$ , and  $V_{sink}$ . Exemplary values for  $V_a$ ,  $V_{diff}$ ,  $V_{base}$ ,  $V_{gain}$ , and  $V_{sink}$  are: -5V, 8V, -1.2V, -11.2V, and -10V, respectively.

Exemplary values for the resistors of the ramp generator circuit of the present invention are indicated in Table 1.

TABLE 1

RESISTOR NO.	RESISTANCE (ohms)
34	150
36	1.5K
38	1.5K
40	274
42	274
44	100
46	100
48	100
50	100
52	2.15K
55	13K
67	100
68	10K
70	10
72	43.2
74	43.2
76	43.2
78	10
80	not installed



5	82	150
	84	150
	88	150
	90	150
	92	not installed
10	104	1K
	106	0
	108	4.02K
	110	50
	116	1K pot
	117	2.49K
	122	12.1K
	123	1K
	125	1K pot
	127	49.9
15	134	9.68K
	136	100
	138	100
	140	1K
	144	1K
20	146	1.27K
	150	7.5K
	152	1K
	154	100

Exemplary values for the capacitors of the ramp generator circuit of the present invention are indicated in Table 2.

TABLE 2

CAPACITOR NO.	CAPACITANCE (farads)
58	112pf
86	0pf
94	0pf
96	0pf
112	.1 $\mu$ f
114	2000pf
120	68pf
148	1000pf

Although particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the present invention. For instance, the circuit 10 may be implemented such that during the ramp mode, the hold capacitor 58 voltage can be increasing while during the recovery mode the capacitor 58 voltage is discharged to return to a baseline voltage level. From the foregoing description of the preferred embodiments

What is claimed is:

1           1. A linear ramp generation circuit operating in a recovery mode, a ramp mode, or a hold  
2 mode, said circuit comprising:  
3           an output node;  
4           a first input node coupled to an externally provided first input signal;  
5           a second input node coupled to an externally provided second input signal;  
6           a constant current source network;  
7           a capacitor having a first node and a second node, the first node being maintained at a  
8                 circuit reference level, the second node being coupled to the output node at least  
9                 during the hold mode of operation;  
10          a return charge network for returning a voltage on the capacitor to a baseline level during  
11             the recovery mode;  
12          a first switch means responsive to the first input signal for connecting the second node of  
13             the capacitor to the constant current source network during the ramp mode of  
14             operation and changing the voltage on the capacitor away from the baseline level,  
15             and for uncoupling the second node of the capacitor from the constant current  
16             source network during the hold mode and recovery mode of operation; and  
17          a second switch means responsive to the second input signal for connecting the second  
18             node of the capacitor to said return charge network during the recovery mode of  
19             operation to return the voltage on the capacitor to the baseline level, and for  
20             uncoupling the second node of the capacitor from the return charge network  
21             during the ramp mode and hold mode of operation.

1           2. A linear ramp generation circuit of claim 1, wherein the return charge network  
2 recharges the capacitor during the recovery mode of operation.

1           3. A linear ramp generation circuit of claim 1, wherein the return charge network  
2 includes an active-feedback circuit which implements an approximately second-order voltage  
3 response to the capacitor during the recovery mode of operation.

1           4. A linear ramp generation circuit of claim 1, wherein the output node is coupled to the  
2 second node of the capacitor through a composite amplifier including a FET pair and an op-amp.

1           5. A linear ramp generation circuit of claim 1, wherein the first node of the capacitor is at  
2 a circuit ground reference voltage.

1           6. A linear ramp generation circuit of claim 1, wherein the constant current source  
2 network includes an op-amp.

1           7. A linear ramp generation circuit of claim 1, wherein the first and second switch means  
2 are differential-paired transistors.

1           8. A linear ramp generation circuit of claim 1, wherein the return charge network  
2 includes an op-amp and an associated impedance feedback network.

1           9. A linear ramp generation circuit operating in a discharge mode, a hold mode, or a  
2 recovery mode, said circuit comprising:  
3           a first input node and a second input node for receiving a first input signal and a second  
4           input signal, respectively;  
5           an output node;  
6           a constant current source network;

7 a recharge network having a first node and a second node, the first node of the recharge  
8 network connected to the output node;  
9 a capacitor having a first node and a second node, the first node of the capacitor being  
10 maintained at a circuit reference level, and the second node of the capacitor being  
11 coupled to the output node at least during the hold mode of operation;  
12 a first transistor switch responsive to the first input signal for connecting the second node  
13 of the capacitor to the constant current source network during the discharge mode  
14 of operation and for uncoupling the second node of the capacitor from the  
15 constant current source network during the hold mode and recovery mode of  
16 operation; and  
17 a second transistor switch responsive to the second input signal for connecting the second  
18 node of the capacitor to the second node of the recharge network during the  
19 recovery mode of operation and for uncoupling the second node of the capacitor  
20 from the second node of the recharge network during the discharge mode and hold  
21 mode of operation.

1 10. A linear ramp generation circuit of claim 9, wherein the recharge network includes an  
2 active-feedback circuit which implements an approximately second-order voltage response to the  
3 capacitor during the recovery mode of operation.

1 11. A linear ramp generation circuit of claim 9, wherein the constant current source  
2 network is a current sink for linearly discharging the capacitor during the discharge mode of  
3 operation.

1 12. A linear ramp generation circuit of claim 9, wherein the first node of the capacitor is  
2 at a circuit ground reference voltage.

1           13. A linear ramp generation circuit of claim 9, wherein the first transistor switch and  
2 second transistor switch are differential-paired transistors.

1           14. A linear ramp generation circuit of claim 9, wherein the recharge network includes an  
2 op-amp and an associated impedance feedback network.

1           15. A linear ramp generation circuit of claim 9, wherein the output node is coupled to the  
2 second node of the capacitor through a composite amplifier including a FET pair and an op-amp.

1           16. A linear ramp generation circuit for operating in a ramp mode, a hold mode, or a  
2 recovery mode, said circuit comprising:

3           a first input node and a second input node for receiving a first input signal and a second  
4 input signal, respectively;

5           an output node;

6           a current network providing a constant current;

7           a return charge network having a first node connected to the output node and a second  
8 node connected to a control node;

9           a capacitor having a first node and a second node, the first node being maintained at a  
10 circuit reference level, and the second node being coupled to the output node at  
11 least during the hold mode of operation;

12          a current steering element responsive to the first input signal for connecting the current  
13 network to the second node of the capacitor during the ramp mode of operation  
14 and for connecting the current network to a different node during the hold mode  
15 and recovery mode of operation; and

16          a transistor switch responsive to the second input signal for coupling the control node of  
17 the return charge network to the second node of the capacitor during the recovery

18 mode of operation and for uncoupling the control node from the capacitor during  
19 the ramp mode and hold mode of operation.

1 17. A linear ramp generation circuit of claim 16, wherein the return charge network  
2 includes an active-feedback circuit for recharging the capacitor during the recovery mode of  
3 operation.

1 18. A linear ramp generation circuit of claim 17, wherein the return charge network  
2 implements an approximately second-order voltage response to the capacitor during the recovery  
3 mode of operation.

1 19. A linear ramp generation circuit of claim 16, wherein the current steering element  
2 includes differential-paired transistors.

1 20. A method of sequentially operating a linear ramp generation circuit, said method  
2 comprising the steps of:

3 upon the occurrence of a first input signal, discharging a capacitor having a first node and  
4 a second node from an initial baseline voltage level by connecting a constant  
5 current source network to the second node of the capacitor, said first node being  
6 maintained at a circuit reference level;

7 upon the occurrence of a second input signal, disconnecting the second node of the  
8 capacitor from the constant current source network;

9 maintaining the second node of the capacitor at a high impedance during a hold period  
10 after the occurrence of the second input signal;

11 connecting the second node of the capacitor during the hold period to an output node;

12 upon the occurrence of a third input signal, connecting the second node of the capacitor to  
13 a recovery network for recharging the capacitor back to the baseline voltage level;

14 and

15 upon the occurrence of a fourth input signal, disconnecting the first node of the capacitor  
16 from the recovery network prior to a succeeding first input signal.

1 21. The method of claim 20, further comprising the step of:  
2 upon the occurrence of the third input signal, coupling the second node of the capacitor  
3 through a composite amplifier including a FET pair and an op-amp.


2025 RELEASE UNDER E.O. 14176




## ABSTRACT OF THE INVENTION

A linear ramp generating and control circuit finding particular applicability in a time interval measurement system. The linear ramp circuit includes a hold capacitor which may be linearly discharged during one operating mode of the circuit by coupling a constant current source to the capacitor. The voltage on the hold capacitor is linearly discharged away from a baseline voltage level to a data voltage level which is subsequently passed to an analog-to-digital converter of the time interval measurement system for further processing. The hold capacitor voltage is returned to the baseline voltage level during a recovery mode of circuit operation by a recovery or recharge network. The recharge network may include an active-feedback circuit which implements an approximately second-order voltage response to the hold capacitor during the recovery mode of operation. The circuit may also include a composite amplifier for buffering the hold capacitor voltage level to a circuit output during a hold mode of circuit operation. The effect of this invention is that the errors such as drift, signal noise, and baseline voltage instability can be minimized.

0374486.01




**FIG. 1**



**FIG. 2**

FIG. 3




10

FIG. 3A

FIG. 3B

FIG. 3C

FIG. 4






FIG. 3A




FIG. 3B



**DECLARATION, POWER OF ATTORNEY, AND PETITION**

I, the below-named inventor, I hereby declare that:  
My residence, post office address, and citizenship are as stated immediately below next to  
my name;

Full name of inventor: Christopher Kimsal  
Residence (City/State): Chanhassen, Minnesota  
Mailing Address: 7040 Derby Drive  
Chanhassen, Minnesota 55317  
Citizenship: United States

Full name of second inventor: Jan B. Wilstrup  
Residence (City/State): Moundsview, Minnesota  
Mailing Address: 7857 Bona Road  
Moundsview, Minnesota 55112  
Citizenship: United States

I believe I am an original, first, and sole inventor (if only one name appears above), or a joint inventor (if more than one name appears above) of the subject matter which is claimed and for which a patent is sought on the invention entitled **TIME INTERVAL MEASUREMENT SYSTEM INCORPORATING A LINEAR RAMP GENERATION CIRCUIT**, the specification of which is attached hereto.

I state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to herein;

I acknowledge the duty to disclose information material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim priority benefits under Title 35, United States Code, §119 (or §365) of any foreign application(s) for patent or inventor's certificate listed pursuant to §119 (a)-(d) or of any

provisional patent application(s) listed pursuant to §119(e), and have identified any such application(s) for patent or inventor's certificate having a filing date before this application:

<u>Provisional App. No. 60/039,624</u>	<u>US</u>	<u>13/03/97</u>
(Number)	(Country)	(Day/month/year filed)

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information in accordance with Title 37, Code of Federal Regulations, §1.56 which became available between the filing date of the prior application(s) and the national or PCT international filing date of this application:

<u>N/A</u>	<u></u>	<u></u>
(Application Serial No.)	(Filing date)	(Status - patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

And I hereby appoint, jointly and severally, Frederick W. Niebuhr, Registration No. 27,717, John F. Klos, Registration No. 37,162 and Andrew D Ryan, Registration No. 39,351 and LARKIN, HOFFMAN, DALY & LINDGREN, LTD., 1500 Norwest Center, 7900 Xerxes Avenue South, Bloomington, Minnesota 55431-3333, my attorneys with full power of substitution and revocation to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith, and the general power of attorney to file and prosecute any foreign or International (PCT) application claiming the benefit of priority of this application, or any continued prosecution application, continuation, continuation-in-part, divisional, reexamination, or reissue thereof.



Please direct all communications concerning this application to:

John F. Klos  
Larkin, Hoffman, Daly & Lindgren, Ltd.  
1500 Norwest Center  
7900 Xerxes Avenue South  
Bloomington, Minnesota 55431-3333  
(612) 896-1520

Wherefore, I pray that Letters Patent be granted for the invention or discovery described and claimed in the above-referenced specification including the claims, and I hereby subscribe my name to said specification and claims and to the foregoing declaration, power of attorney, and this petition.

Full name of inventor: Christopher Kimsal

Inventor's signature: Christopher Kimsal

Date: 3/12/98

Full name of second inventor: Jan B. Wilstrup

Inventor's signature: Jan B Wilstrup

Date: 3-13-1998

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor: KIMSAL, Christopher, et al )  
Serial No: 09/ )  
Filing Date: March 13, 1998 )  
Title: TIME INTERVAL )  
MEASUREMENT SYSTEM )  
INCORPORATING A LINEAR )  
RAMP GENERATION CIRCUIT )



PATENT

Art Group Unit:

Examiner:

Honorable Commissioner of Patents and Trademarks  
c/o ASSISTANT COMMISSIONER OF PATENTS  
Washington, D.C. 20231

**VERIFIED STATEMENT (DECLARATION) CLAIMING SMALL ENTITY STATUS**  
**(37 CFR 1.9(f) AND 1.27 (b)) - INDEPENDENT INVENTORS**

As one of the below named inventors, I hereby declare that I qualify as an independent inventor as defined in 37 CFR §1.9(c) for purposes of paying reduced fees under Sections 41(a) and (b) of Title 35, United States Code, to the Patent and Trademark Office with regard to the invention entitled Time Interval Measurement System Incorporating a Linear Ramp Generation Circuit described in:

- ☒ the specification filed herewith  
☐ application Serial No. <insert serial no.>, filed <date>  
☐ Patent No. <insert patent no.>, issued <insert issue date>

I have not assigned, granted, conveyed or licensed and am under no obligation under contract or law to assign, grant, convey, or license, any rights in the invention to any person who could not be classified as an independent inventor under 37 CFR §1.9(c) if that person had made the invention, or to any concern which would not qualify as a small business concern under 37 CFR §1.9(d) or a non-profit organization under 37 CFR §1.9(e).

Each person, concern or organization to which I have assigned, granted, conveyed or licensed or am under an obligation under contract or law to assign, grant, convey, or license any rights in the invention listed below:

- ☐ no such person, concern, or organization  
☒ persons, concern, or organization listed below

NOTE: Separate verified statements are required from each named person, concern or organization having rights to the invention averring their status as small entities (37 CFR §1,9(e)).

NAME Wavecrest Corporation

ADDRESS 7275 Bush Lake Road, Edina, Minnesota 55439

☐ Individual ☒ Small Business Concern ☐ Nonprofit Organization

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR §1,28(b)).

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18, United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

Name of inventor: Christopher Kimsal

Inventor's Signature:

Christopher Kimsal

Date: 3/12/98



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor:	KIMSAL, Christopher, et al.	)	<b>PATENT</b>
		)	
Serial No:	09/	)	Art Group Unit:
		)	
Filing Date:	March 13, 1998	)	Examiner:
		)	
Title:	TIME INTERVAL MEASUREMENT SYSTEM INCORPORATING A LINEAR RAMP GENERATION CIRCUIT		

Honorable Commissioner of Patents and Trademarks  
c/o ASSISTANT COMMISSIONER OF PATENTS  
Washington, D.C. 20231

**VERIFIED STATEMENT (DECLARATION) CLAIMING SMALL ENTITY STATUS**  
**(37 CFR 1.9(f) AND 1.27 (b)) - INDEPENDENT INVENTORS**

As one of the below named inventors, I hereby declare that I qualify as an independent inventor as defined in 37 CFR §1.9(c) for purposes of paying reduced fees under Sections 41(a) and (b) of Title 35, United States Code, to the Patent and Trademark Office with regard to the invention entitled Time Interval Measurement System Incorporating a Linear Ramp Generation Circuit described in:

- ☒ the specification filed herewith
- ☐ application Serial No. <insert serial no.>, filed <date>
- ☐ Patent No. <insert patent no.>, issued <insert issue date>

I have not assigned, granted, conveyed or licensed and am under no obligation under contract or law to assign, grant, convey, or license, any rights in the invention to any person who could not be classified as an independent inventor under 37 CFR §1.9(c) if that person had made the invention, or to any concern which would not qualify as a small business concern under 37 CFR §1.9(d) or a non-profit organization under 37 CFR §1.9(e).

Each person, concern or organization to which I have assigned, granted, conveyed or licensed or am under an obligation under contract or law to assign, grant, convey, or license any rights in the invention listed below:

- ☐ no such person, concern, or organization  
☒ persons, concern, or organization listed below



NOTE: Separate verified statements are required from each named person, concern or organization having rights to the invention averring their status as small entities (37 CFR §1,9(e)).

NAME Wavecrest Corporation

ADDRESS 7275 Bush Lake Road, Edina, Minnesota 55439

☐ Individual ☒ Small Business Concern ☐ Nonprofit Organization

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR §1,28(b)).


I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18, United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

Name of inventor: Jan B. Wilstrup

Inventor's Signature: *J B Wilstrup*

Date: MAR 13, 1998

0380189.01



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor: KIMSAL, Christopher, et al. ) **PATENT**  
Serial No: 09/ )  
Filing Date: March 13, 1998 ) Art Group Unit:  
Title: TIME INTERVAL ) Examiner:  
MEASUREMENT SYSTEM ) **VERIFIED STATEMENT**  
INCORPORATING A LINEAR )  
RAMP GENERATION CIRCUIT )

Honorable Commissioner of Patents and Trademarks  
c/o ASSISTANT COMMISSIONER OF PATENTS  
Washington, D.C. 20231

Dear Sir:

**VERIFIED STATEMENT (DECLARATION) CLAIMING SMALL ENTITY  
STATUS (37 CFR §§1.9(f) AND 1.27(c)) - SMALL BUSINESS CONCERN**

I hereby declare that I am:

- ☐ the owner of the small business concern identified below:  
☒ an official of the small business concern empowered to act on behalf of the  
concern identified below:

NAME OF SMALL BUSINESS CONCERN: Wavecrest Corporation

ADDRESS OF SMALL BUSINESS CONCERN: 7275 Bush Lake Road  
Edina, Minnesota 55439

I hereby declare that the above-identified small business concern qualifies as a small business concern as defined in 13 CFR §121.12, and reproduced in 37 CFR §1.9(d), for purposes of paying reduced fees under Section 41(a) and (b) of Title 35, United States Code, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time, or temporary basis during each of the pay periods of the fiscal year, and (2) concerns

are affiliates of each other when, either directly or indirectly, one concern controls or has the power to control the other, or a third party or parties controls or has the power to control both.

I hereby declare that rights under contract or law have been conveyed to, and remain with, the small business concern identified above with regard to the invention, entitled Time Interval Measurement System Incorporating a Linear Ramp Generation Circuit, by inventor(s) , Christopher Kimsal and Jan B. Wilstrup, described in

- ☒ the specification filed herewith;
- ☐ application Serial No. <Serial no.>, filed <date>;
- ☐ Patent No. <Patent no.>, issued <patent issue date>.

If the rights held by the above-identified small business concern are not exclusive, each individual, concern or organization having rights to the invention is listed below\* and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR §1.9(c) if that person made the invention or by any concern which could not qualify as a small business concern under 37 CFR §1.9(d) or by any concern which would not qualify as a small business concern under 37 CFR §1.9(e) or a nonprofit organization under 37 CFR §1.9(e).

\*NOTE: Separate verified statements are required from each named person, concern or organization having rights to the invention averring their status as small entities.  
(37 CFR §1.27)

NAME \_\_\_\_\_

ADDRESS \_\_\_\_\_

☐ Individual      ☐ Small Business Concern      ☐ Nonprofit Organization

I acknowledge the duty to file notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR §1.28(b)).

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.


Name of person signing: Dennis J. Leisz

Title of person signing: President

Residence (City/State): Tonka Bay, Minnesota

Mailing Address: 150 Wildhurst Road, Tonka Bay, Minnesota 55331

SIGNATURE:

A handwritten signature in cursive script, appearing to read "Dennis J. Leisz", written over a horizontal line.

DATE:

March 12 1998